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Abstract—For several years, hardware design has been un-
dergoing a surprising revival: fueled by open source initiatives,
various tools and architectures have recently emerged. This
resurgence also involves new hardware description languages.
Inspired by the Migen Python community, we present RubyRTL,
a novel internal domain-specific language for hardware design
embedded in the Ruby language. Ruby – which is best known
in the field of web design – has proven to be an excellent
solution for the design of such DSLs, because of its meta-
programming features. This paper presents the main aspects of
RubyRTL, along with illustrating examples. We also propose a
language-neutral interchange format, named Sexpir, that allows
to seamlessly exchange RTL designs between Migen Python DSL
and RubyRTL. This paves the way for interactions between
various agile communities in the field of open source hardware
design.
Index Terms—Hardware design, FPGA, DSL, Ruby
I. INTRODUCTION
For over four decades, EDA (Electronic Design Automa-
tion) has been relying on two main hardware description
languages: VHDL and Verilog. These two languages were
created in the 1980s, due to a clear need to formalize data
exchanges between various companies involved in the expo-
nential growth of micro-electronics [1]. However, their use was
in the end not exclusive to the documentation of engineering
activities: they are nowadays also used for simulation –at
various level of abstraction– and for the actual synthesis on
silicon. More precisely, these two HDLs are mainly used
for RTL design entry, down to logic synthesis. Despite very
high expectations, intense research and tremendous results,
high-level synthesis (HLS) – which consists in generating
a RTL design from a sequential algorithmic description –
has not replaced pure RTL design activities. Indeed, many
components of complex system-on-chips (SoCs) are not par-
ticularly amenable to algorithmic descriptions, and require
instead a careful handcrafted elaboration at the register-transfer
level. This ongoing reliance on RTL HDLs instead of HLS
could be considered disappointing. Instead, we argue here that
this opens up unprecedented ways of thinking and designing
hardware.
The revival of RTL design methods is led prominently by
the use of classic mainstream languages. They differ greatly
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from the previous VHDL and Verilog approaches, whose
use was often limited to relatively few specialists. By using
Python, Haskell, C++ or Scala, RTL design is now within the
reach of a wide range of engineers. The integration of RTL
concepts in these classic languages –either through libraries,
design patterns or even full hardware-oriented compilers– has
given rise to the notion of internal RTL DSLs (domain-
specific languages). We believe that this trend is not a passing
trend: relying on classic languages has already proven to be a
stimulating way to bring new ideas to the forefront, but more
importantly an effective method to design real systems.
In this paper, we propose a new RTL DSL based on Ruby, a
object-oriented language (not to be mistaken for the prototype
language Ruby, used in formal verification [2]). Ruby was born
in Japan in the mid 1990’s. Its creator –Yukihiro Matsumoto–
was strongly influenced by the elegance of Smalltalk and
Lisp, and still insists on the need to bring ”joy and fun”
to programmers. The Ruby language has become known
worldwide thanks to the Ruby-on-Rails framework, which
uses meta-programming intensively. The framework is often
presented as a set of DSLs dedicated to the web. Indeed, Ruby
is particularly well suited for meta-programming activities:
while often considered exotic in other programming languages,
meta-programming and introspection are encouraged in Ruby.
For instance, beginners in Ruby resort to meta-programming
to create instance variable accessors : getters and setters
methods are created dynamically. The call for this creation
(attr accessor) may be mistaken for a Ruby keyword, but is
rather a class-level method call. Such illusions are mainstream
in Ruby. This probably influenced Dave Thomas to state:
”programming is the creation of your own DSL”. Our work
on RubyRTL leverages these capabilities of Ruby for hardware
design.
The rest of this paper is structured as follows: next section
presents some background material and related work. Section
III presents RubyRTL DSL itself: both its syntax and internal
design are exposed, illustrated via simple code examples.
Section IV goes a step further by providing a mean to
exchange IPs between RubyRTL and Python Migen DSL,
back and forth. Section V concludes this work-in-progress.
All the artefacts used in this paper are available on Github
and Rubygems websites as RubyRTL and Sexpir under MIT
permissive licence.
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II. RELATED WORK
The idea of resorting to various DSLs for FPGA design
is now a reality: in [3], the authors proposed a survey of this
trend. Their paper lists several DSLs dedicated to various ESL
(electronic system level) and EDA activities. Our work focuses
on RTL design only. MyHDL [4], but even more Migen Python
DSL [5], are the main source of inspiration for RubyRTL.
Migen approach enforces the synchronous design paradigm, by
a straightforward description of combinatorial and sequential
assignments. This allows to get rid of most problematic event-
driven aspects of VHDL and Verilog, which can lead to
synthesis-simulation mismatches. Such a DSL is sometimes
called ”hardware construction language”. Migen has proven to
be a solid and effective tool for FPGA design. For instance,
LiteX IP library is entirely described in Migen [6]. LiteX has
also proven effective in that it allows to describe full SoC
platforms: LiteX supports various externally described softcore
CPUs, including LM32, OpenRISC, OpenPower Microwatt
and several RISC-V cores like picorv32 and VexRiscv. Python
is also used for some other experimental hardware DSLs [7],
standing as inputs of hardware generators, even for analog
purposes [8].
However, the RTL DSL trend is not limited to Python: first,
we need to mention SystemC, which was among the firsts
to adopt such an approach (embedded in C++), while also
offering industrial-level support. SystemC however replicates
the event-driven paradigm in terms of simulation model. More
recently, Scala and Haskell [9] have also drawn increasing
attention. The Scala-based Chisel DSL [10] has contributed
significantly to the joint emergence of RISC-V community.
It is closely associated to Firrtl intermediate representation
[11]. SpinalHDL, its direct competitor, demonstrates an even
faster progress and adoption [12]. The Haskell approaches take
advantage of the functional nature of the language. Functional
languages map well to hardware: immutable data structures
and the absence of side-effects make formal reasoning about
programs easier. Even more importantly, functional languages
are inherently concurrent and race-free. In any case, the goals
are twofold: increasing the level of abstraction and offering
the comfort of a classic, well-known language as DSL host.
III. RUBYRTL
RubyRTL [13] aims at offering a straightforward way to
describe hardware at the RTL level. In this section, we
first present the design of the DSL itself. Then, we provide
illustration of the DSL syntax through some basic examples.
A. DSL internals
We leverage the exceptional capability of Ruby in terms of
embedding of internal DSLs. It needs to be noted however that,
similarly to Python Migen, the real efficiency of RubyRTL
comes from the interleaving of classic Ruby code and its
embedded DSL: parameterization and generic instanciations
are notably handled by the host language easier than in classic
HDLs. As far as the DSL is concerned, we repeatedly resort
to Ruby syntactical capacity to give the user the illusion
of adding new keywords to the language. This illusion is
essentially based on three syntactical tricks:
• Ruby method calls do not require parentheses. For in-
stance, in RubyDSL input :a is a method call that reflects
the idea of having a dedicated keyword input, followed
by a name a (:a is a Ruby Symbol which can be seen as
an immutable String).
• Use of hash element association symbol ’=>’ to suggest
the idea of a mapping. For instance, when we need an
explicit type name, we can write:
input :a => :complex. Here, we have a method
call (input) with a Hash pair as argument.
• Extensive use of Ruby Blocks (known as closures in other
languages), delimited by braces ’{...}’ and passed as
method arguments to mimic the nesting of code. For
instance, to provide the illusion of having an ”If”, ”Then”,
”Else” statement, we have written three methods named
If, Then and Else (capitals are compulsory in or-
der to avoid collision with classic Ruby statements). The
If method is given a DSL expression as first argument,
while the second, representing the body of the If, is a
Ruby block. etc.
During the interpretation of Ruby, the DSL objects build their
own abstract syntax tree (AST) nodes internally. An object
named Compiler is responsible for the elaboration of the
complete AST.
B. DSL Syntax
The new RTL-oriented keywords embedded in RubyRTL
are directly inspired by designers best practices. For instance,
while neither VHDL nor Verilog propose dedicated keywords
for finite-state machine concepts (fsm, state, transition), we
have created these notions directly in the DSL (as a remainder,
in VHDL and Verilog, designers use a coding template made
of assignments and switch-case mechanism to model FSMs).
Fig. 1. Hierarchical design of a ripple-carry adder (recall)
Below, we review some of RubyRTL’s main syntactical
features. Please note that for sake of brevity, the call to
the Ruby library (gem) and the inclusion of the RubyRTL
module, which always account for 2 additional lines of code
at the beginning of the file, are not included in the following
descriptions. We first start by the ”Hello world” of logic
design: the hierarchical design of a generic ripple-carry adder.
The architecture of this circuit is shown on fig 1.
1) Inputs, Outputs and Assignments: The following exam-
ple describes an elementary half-adder (listing 1): it takes two
bits as inputs and sums them, possibly requiring a carry signal.
Two gates (and, xor) are necessary. The syntax of inputs and
outputs was explained in the previous section. By default,
when no type is associated with the port name, a type Bit
is assumed. The syntax of assignments is remarkably clear: it
relies on a method call, named ’assign’, that receives a Ruby
less-or-equal comparison as argument. RubyRTL mechanisms
then transform the whole as an assignment AST node. The
magic of elaborating an AST using an internal DSL also
resides in the fact that all references are resolved easily,
without the hassle of maintaining a symbol table. For instance,
in the half-adder, the apparent reference to input ’a’ in the first
and second assignment relates to a getter method named ’a’
that has been generated by meta-programming during the input
method call.
Listing 1
HALF ADDER RUBYRTL CODE
c l a s s HalfAdder < C i r c u i t
def i n i t i a l i z e
i n p u t : a , : b
o u t p u t : sum , : c o u t
a s s i g n ( sum <= a ˆ b )
a s s i g n ( c o u t <= a & b )
end
end
2) Structural descriptions: The second example (listing 2)
aims at describing a classic 1-bit full-adder, which adds two
bits and an input carry and returns the sum and an input
carry. The circuit is designed with reuse in mind: the full-
adder can be described using the preceding half-adder. We
first require the preceding Ruby code. In the initialize
method (sort of constructor), we mimic the instanciation of
two half adders using a DSL keyword ’component’ (either via
true instanciation of a HalfAdder object or the class itself, as
commented in the code). The assignments now allow to access
the instances ports via a pointed notation.
Listing 2
FULL ADDER RUBYRTL CODE
r e q u i r e r e l a t i v e ’ h a l f a d d e r ’
c l a s s F u l l A d d e r < C i r c u i t
def i n i t i a l i z e
i n p u t : a , : b , : c i n
o u t p u t : sum , : c o u t
component : ha1 => HalfAdder # c l a s s . . .
component : ha2 => HalfAdder . new # or . . . o b j
a s s i g n ( ha1 . a <= a )
a s s i g n ( ha1 . b <= b )
a s s i g n ( ha2 . a <= c i n )
a s s i g n ( ha2 . b <= ha1 . sum )
a s s i g n ( sum <= ha2 . sum )
a s s i g n ( c o u t <= ha1 . c o u t | ha2 . c o u t )
end
end
Now equipped with a one bit full-adder, we can describe
a generic arithmetic adder operating on two n-bits operands
(listing 3). This introductory-level exercise about genericity in
Verilog or VHDL is even more easily solved using RubyRTL.
We interleave classic Ruby statements for loops and DSL
assignments to assemble the n full-adder components. They
are first pushed into a Ruby array (adders) and then referenced
by their index.
Listing 3
GENERIC N-BITS RIPPLE-CARRY ADDER RUBYRTL CODE
c l a s s Adder < C i r c u i t
def i n i t i a l i z e n b i t s
i n p u t : a => n b i t s
i n p u t : b => n b i t s
o u t p u t : sum => n b i t s
o u t p u t : c o u t
# c r e a t e components
a d d e r s = [ ]
f o r i in 0 . . n b i t s −1
a d d e r s << component ( ” f a #{ i }”=>F u l l A d d e r )
end
# c o n n e c t e v e r y t h i n g
f o r i in 0 . . n b i t s −1
a s s i g n ( a d d e r s [ i ] . a <= a [ i ] )
a s s i g n ( a d d e r s [ i ] . b <= b [ i ] )
i f i ==0
a s s i g n ( a d d e r s [ 0 ] . c i n <= 0)
e l s e
a s s i g n ( a d d e r s [ i ] . c in<=a d d e r s [ i −1] . c o u t )
end
# f i n a l sum
a s s i g n ( sum [ i ] <= a d d e r s [ i ] . sum )
end
end
end
3) Behavioral descriptions: RubyRTL also offers means
to describe so-called ”behavioral” RTL statements. Listing 4)
illustrates the DSL syntax of a counter that counts from 0
to 1 at each tick. This sequential behavior is made explicit
by using the sequential DSL keyword. Same as Migen,
an implicit clock is assumed. The current version of RubyRTL
also assumes an asynchronous and synchronous reset for every
D flip-flop. This example makes use of an If...Else
statement: again we can recall that we have instead two
method calls (If and Else). During elaboration, the two result-
ing separated sub-nodes, representing the two branches, are
merged appropriately. This was the Migen designers choice,
who instead relied on pointed notation for the Else part.
We believe that RubyRTL syntax is here more elegant and
natural. Our Github repository gives some other examples:
Case..when..default statement is also available.
Listing 4
COUNTER IN RUBYRTL CODE ILLUSTRATING IF/ELSE SYNTAX AND
SEQUENTIAL PROCESS
c l a s s Coun te r < C i r c u i t
def i n i t i a l i z e
i n p u t : t i c k
o u t p u t : c o u n t => : b y t e
s e q u e n t i a l ( : c o u n t i n g ){
I f ( t i c k ==1){
I f ( c o u n t ==255){
a s s i g n ( c o u n t <= 0)
}
E l s e {
a s s i g n ( c o u n t <= c o u n t + 1)
}
}
}
end
end
4) Finite state machines: Finally, FSMs are also easily
described in RubyRTL. The same mechanism of method call
syntax with block closures as argument is used, with a deeper
nesting. Notice that by default, the first state is the reset state.
By default as well, all assignments in the state machines are
considered synchronous. Another keyword comb_assign
(not used here) can be used to describe a combinatorial
assignment within a state, if needed.
Listing 5
GENERIC N-BITS RIPPLE-CARRY ADDER RUBYRTL CODE
c l a s s FSM1 < C i r c u i t
def i n i t i a l i z e
i n p u t : go
o u t p u t : f => : bv2
fsm ( : s i m p l e ){
a s s i g n ( f <= 0)
s t a t e ( : s0 ){
a s s i g n ( f <= 1)
I f ( go ==1){
n e x t s t a t e : s1
}
}
s t a t e ( : s1 ){
a s s i g n ( f <= 2)
n e x t s t a t e : s2
}
s t a t e ( : s2 ){
a s s i g n ( f <= 3)
n e x t s t a t e : s0
}
}
end
end
C. Declaring complex data types
RTL design in 2020 is highly structured, and makes use
of complex data types. RubyRTL aims at providing similar
capabilities to VHDL in terms of data types creation. We
have a typedef DSL keyword, as well as Record and Array
keywords. The example shows the creation of two new types
and their use for the description of an array of 256 complex
numbers, each coded as int6 integers. If declared before any
inputs or outputs, the declared types are generated in VHDL in
a dedicated package that allows to refer to these types within
the VHDL entity declaration.
Listing 6
ARRAYS AND RECORD TYPE DEFINITION IN RUBYRTL CODE
t y p e d e f : c p l x => Record ( : r e =>: i n t 6 , : im=>: i n t 6 )
t y p e d e f : c p l x a r y => Array ( 2 5 6 , : c p l x )
w i r e :mem => : c p l x a r y
f o r i in 0 . . 2 5 5
a s s i g n (mem <= { r e : i , im : i *2} )
end
p u t s mem [ 1 3 ] [ : im ] # p r i n t s 26
1) Automatic cast and type conversions: We designed
RubyRTL with VHDL in mind. We wanted to simplify the bur-
dens of type castings and conversions, which are particularly
verbose in VHDL and can be surprising for novice designers.
We experiment with various automatic type conversions that
will make sense to most designers: we followed the principle
of least surprise (also common in the Ruby community) during
the expression of RubyDSL circuits. The RubyRTL contextual
analyzer automatically applied such transformations. Some
examples are given in the next listing. One of the most
impacting choices is the conversion of single bit signal (eg.
a start or stop signal) to an unsigned integer of size 1, when
such signal is compared to 1 (or 0): in that case, we assume
the designer prefers writing such 1 (or 0) as a plain Ruby
Integer literal 1 or 0, instead of a more complex expression
indicating the single bit nature of the signal. This type of
conversion can be examined in the VHDL code provided in the
next subsection: the ’go’ signal of the FSM, when compared
effectively to a Ruby integer 1, is first translated to such an
unsigned integer.
Listing 7
EXPERIMENTAL AUTOMATIC TYPE CONVERSION
wire : a , : f1 , : f2
wi r e : b => : bv8
wi r e : w1 => : bv8
wi r e : w2 => : b i t
w i r e : w3 => : i n t 8
a s s i g n ( f2 <= 1)
# b i t <= r u i n t 1 ===> b i t <= b i t
a s s i g n ( f1 <= 42)
# b i t <= r u i n t 6 ===> ERROR
a s s i g n ( w1 <= a + 1)
# bv8 <= b i t + r u i n t 1 ==> bv8 <= r e s i z e ( b i t , 8 )
a s s i g n ( w2 <= a + 1)
# b i t <= b i t + r u i n t 1 ==> ERROR
a s s i g n ( w2 <= 1 + 1)
# b i t <= r u i n t 2 ! ! ! ==> ERROR
a s s i g n ( w3 <= a + 5)
# i n t 8 <= b i t + r u i n t 3
==> i n t 8 <= s i g n e d ( r e s i z e ( r u i n t 3 , 8 ) )
D. Code generation
RubyRTL is designed such that every construct of the
DSL is synthesizable. The object DSL compiler provided in
RubyRTL tries to generate VHDL code by default. It also
offers additional services, such as AST viewing (Graphviz
dot file), pretty printing and finally VHDL code generation.
All theses compiler passes, designed using a Visitor pattern,
operate on the AST of the circuit object. The VHDL code of
the FSM described earlier is given as generated code example
here. It should be noted that we rely on a single process state
machine template, which can easily be modified, if needed.
Listing 8
FSM VHDL CODE GENERATED
/ / s k i p p e d h e a d e r s and e n t i t y . . .
a r c h i t e c t u r e r t l of fsm1 c i s
type s i m p l e s t a t e t i s ( s0 , s1 , s2 ) ;
s i g n a l s i m p l e s t a t e : s i m p l e s t a t e t ;
begin
s i m p l e u p d a t e : p r o c e s s ( r e s e t n , c l k )
begin
i f r e s e t n = ’0 ’ then
s i m p l e s t a t e <= s0 ;
f <= ( o t h e r s => ’0 ’) ;
e l s i f r i s i n g e d g e ( c l k ) then
i f s r e s e t = ’1 ’ then
s i m p l e s t a t e <= s0 ;
f <= ( o t h e r s => ’0 ’) ;
e l s e
case s i m p l e s t a t e i s
when s0 =>
f <= to bv ( 1 , 2 ) ;
i f ( t o u i n t ( go , 1 ) = 1 ) then
s i m p l e s t a t e <= s1 ;
end i f ;
when s1 =>
f <= to bv ( 2 , 2 ) ;
s i m p l e s t a t e <= s2 ;
−− s k i p p e d f o r paper b r e v i t y
when o t h e r s =>
n u l l ;
end case ;
end i f ;
end i f ;
end p r o c e s s ;
IV. TOWARDS IP INTERCHANGE BETWEEN MIGEN AND
RUBYRTL: EARLY EXPERIMENT
In this section, we automatically translate an IP described
in Migen to RubyRTL, and then generate VHDL code. This
is especially useful since Migen only provides Verilog gen-
eration. Using a symmetrical experiment, we push the idea
of a full IP interchange between the two DSLs. To proceed
step-wise, we have designed an intermediate representation,
named Sexpir. The association of these three tools (Migen,
Sexpir and RubyRTL) results in an interesting toolchain (fig
2), capable of handling different uses cases, discussed in the
sequel. The following section presents Sexpir, use cases, and
an early experiment with this toolchain.
A. Sexpir intermediate representation
Sexpir [14] textual representation and tooling was proto-
typed to ease the interchange between Migen and RubyRTL.
As its name suggests, Sexpir is based on s-expressions, which
are language neutral, friendly and easily parsed in several pro-
gramming languages. Sexpir is voluntarily much more modest
than other intermediate representations such as FIRRTL [11].
We purposely restrict Sexpir to a strict minimum so that it
can represent the same hardware concepts as manipulated
in Migen and RubyRTL. Sexpir does not handle complex
transformations, like intended by Firrtl tooling. In particular,
behavioral constructs are preserved: RTL netlist inference is
deferred to either Migen, RubyRTL, or any new framework
that is able to load Sexpir files.
Listing 9
SEXPIR CODE (EXCERPT) GENERATED BY AN EXPERIMENTAL MIGEN
CODE GENERATION PASS
( c i r c u i t u a r t
( input ( name s y s r s t ) ( type bv1 ) )
( input ( name s y s c l k ) ( type bv1 ) )
( s i g n a l ( name r x d a t a ] ) ( b i t s s i g n 8 ) )
; ; . . . s k i p p e d
( a s s i g n r x s t r o b e (== r x c o u n t e r 0 ) )
( c o m b i n a t o r i a l n i l
( a s s i g n r x e r r o r 0 )
( a s s i g n f s m 0 n e x t s t a t e 0 )
; ; . . . s k i p p e d
( case f s m 0 s t a t e
; ; . . . s k i p p e d
( when 2
( i f (== r x s t r o b e 1 )
( then
; ; . . . s k i p p e d
)
)
)
; ; s k i p p e d
)
; ; . . . s k i p p e d
)
)
B. Use cases
Various use cases for RubyRTL are envisioned here. As
stated in this paper, the existence of RubyRTL is first and
foremost beneficial for the Ruby community itself. However,
with VHDL as a first code generation target, RubyRTL can
be envisioned as a way to prototyping VHDL-oriented designs
in a concise and natural way. In this regard, our future work
will consist in providing various RubyRTL facilities for such
users: high-speed cycle-based simulation, RTL basic synthesis
and RTL netlist visualisation and animation. Another use case
relates to Sexpir IR, which allows to extend the ecosystem
with other DSLs. Finally, the whole toolchain should allow to
translate complex libraries like LiteX into VHDL.
C. Experiment
To test the complete toolchain, we took an UART IP [15]
designed by Whitequark in both Migen and handwritten Ver-
Fig. 2. Experimental toolchain for Migen-RubyRTL IP interchange
ilog. We modified Migen to add a Sexpir generation step from
Migen post-elaboration representation: it intervenes just before
Verilog code generation. This choice may be discussed and
revised: some syntax constructs (like FSM) seem lost during
this Migen process, but the whole RTL code is preserved.
The Sexpir compiler then generates RubyRTL code, which in
turn generates VHDL that can be simulated using for example
GHDL [16]. Prior to code generation however, Sexpir compiler
needs to elaborate a data dependency graph to recover inputs
and outputs, initially marked as plain signals in both Migen
and Sexpir files. This experiment makes us very confident
for more extensive automatic IP interchange between the two
DSLs : we plan to automate the translation of the entire LiteX
library using the same procedure. Future work will also consist
of analyzing the impact of new versions of Migen (nmigen)
on the toolchain, and adapting it accordingly.
V. CONCLUSION AND FUTURE WORK
In this paper, RubyRTL domain-specific language was pro-
posed. RubyRTL contributes to the expansion of the hardware
design community, by allowing Ruby programmers to tackle
FPGA and ASIC design. We hope that its simplicity and
direct exposure of RTL concepts may also invite newcomers
to consider RubyRTL as a premier language for open source
hardware prototyping. Our paper also proposed a second tool,
named sexpir, which acts as a gateway for language-neutral
IP interchange.
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